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Abstract
Grid digital elevation models (DEMs) are commonly used in hydrology to derive information related to topographically
driven flow. Advances in technology for creating DEMs has increased their resolution and data size with the result that
algorithms for processing them are frequently memory limited. This paper presents a new approach to the management
of memory in the parallel solution of hydrologic terrain processing using a user-level virtual memory system for sharedmemory multithreaded systems. The method includes tailored virtual memory management of raster-based calculations
for data sets that are larger than available memory and a novel order-of-calculations approach to parallel hydrologic
terrain analysis applications. The method is illustrated for the pit filling algorithm used first in most hydrologic terrain
analysis workflows.
Keywords: Multithreaded parallel digital elevation model analysis, pit filling algorithm, user-level virtual memory
management
1. Introduction
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Grid digital elevation models (DEMs) are commonly
used in hydrology to derive information related to topographically driven flow [1, 2, 3]. When dealing with large
digital elevation model (DEM), datasets, computational 30
eﬃciency and memory capacity become important considerations. Prior work in TauDEM [4] has advanced parallel methods for terrain processing using a message passing (MPI) approach that allows memory to be distributed
across multiple processors in medium-sized cluster com- 35
puters [5, 6, 7].
In desktop computers, virtual memory systems are the
standard approach to working with data that is too big to
fit in memory. Operating systems typically implement virtual memory using page files that hold on disk contents of 40
memory. However repeated swapping (thrashing) occurs
when these get large because the system has limited general capability to anticipate the pages needed next. Most
operating systems implement the virtual machine in kernel
that makes it diﬃcult, sometimes impossible, to change its 45
functionality and page replacement policy. This necessities
the implementation of a user-level tailored virtual memory
system to handle a programs’ locality better for fine-grain
control [8].
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There is a need to process large DEMs on desktop computers that are often limited in total memory. This is the
primary problem addressed in this work. It is also desirable to have parallel terrain analysis algorithms that use
multi-threading to take advantage of common multi-core
processors [9] for greater eﬃciency. This is a secondary
consideration in this work.
This paper presents a new approach to the management of memory and the parallel solution of the rasterbased computations for shared-memory multithreaded systems, such as desktop computers. The contributions of
this method in the context of parallelism are a tailored
user-level tile based virtual memory manager for rasterbased calculations for data sets that are larger than available memory and a novel order-of-calculations approach
to parallel hydrology analysis applications.
We implemented a modified version of the Planchon
and Darboux pit filling algorithm [10] as implemented in
[4, 6] as an application of our tiled virtual memory manager and evaluated its eﬀectiveness for pit removal in DEMs
of varying size, with a varying number of operating system
threads and memory capacity. The results demonstrate
several benefits over the use of standard virtual memory
approaches.
Furthermore, this study examines a load-balancing technique to minimize the idle times which might occur in
case of uneven load between compute threads due to data
variability. We used the GDAL library [11] to enable a
wide range of raster file formats within the implemented
memory manager. We implemented our memory man-
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ager using the Microsoft Windows 7 operating system as110
it is widely used for desktop Geographic Information System terrain analysis and enabling the processing of large
DEMs on Windows systems was a goal of this work. The
source code of the virtual memory project and the pitfilling algorithm can be found at https://bitbucket.115
org/ahmetartu/hydrovtmm.
The paper is organized as follows: Section 2 provides
background and literature review. Section 3 gives specifics
of the modified Planchon and Darboux Algorithm used
here. Section 4 describes the design of the multi-threaded120
tiled virtual memory manager for raster-based calculations
that is contributed here. Section 5 gives performance results. Finally, we discuss conclusions based on the obtained results in Section 6.
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2. Background
This review addresses three subjects that are needed
to set the context for this work. First we review existing
DEM pit filling approaches focusing on the Planchon and130
Darboux Algorithm [10] modified and used in this work.
We then examine other eﬀorts that use parallel methods
for hydrologic terrain analysis and general methods for virtual memory management to enable the processing of large
data sets that do not fit in physically available computer135
memory.
Pits, defined as grid cells or sets of grid cells completely
surrounded by higher grid cells often occur during DEM
production and are generally considered to be artifacts of
the data collection process [12]. Drainage conditioning to140
remove pits is an important preprocessing step in the hydrologic analysis of DEMs, and is representative of a broad
class of raster-based algorithms (e.g. [13, 1]) designed to
determine topographically driven flow. Once drainage conditioning has been performed, a DEM that has no pits is145
referred to as being hydrologically conditioned. The most
common approach to drainage conditioning is pit filling,
whereby pit grid cells are raised to a level where they are
at a minimum equal to the lowest surrounding grid cell
and can drain. A well-known eﬀective pit filling algorithm150
is described by Planchon and Darboux [10]. Pit removal
using the Planchon and Darboux (PD) algorithm is one
of the multiple hydrologic terrain analysis functions in the
TauDEM package. Time-complexity of the direct implementation of the PD algorithm is reported to grow with the155
number of cells N in DEM as OpN 1.5 q [10]. Planchon et
al. also provided an improved implementation that embedded a recursive dry upward cell function that was reported
to achieve a time-complexity of OpN 1.2 q [10]. Alternative
pit filling algorithms, some claiming better eﬃciency have160
been presented by others [14, 15, 16].
The Planchon and Darboux (PD) approach fills pits by
covering the whole surface with a layer of “water” up to
a level greater than or equal to the highest point in the
DEM, then removes the excess water in an iterative man-165
ner. Doing so, the algorithm naturally leaves the water in
2

the depressions at the height of their outlet. Let Z P R2
be the set of input elevation points (i.e., the input DEM
with size m, where each member is an elevation point xi ,
1 ď i ď m) and let W P R2 be the output DEM consisting
of “filled” elevation points yi . The goal of the PD algorithm is to increase each elevation point xi with a minimal
diﬀerence of elevation. The PD algorithm initializes all
grid cells to a large value (greater than the highest point
in the domain). It then uses iterative scans across the
domain to lower elevation values to the lowest elevation
greater than or equal to the original terrain hydrologically
conditioned so that they drain to one of their neighbors.
Wallis et al. [4, 6] implemented a parallel version of
the PD algorithm. This adopted a distributed memory
domain partitioning approach to parallelism and divided
the domain into horizontal stripes, one stripe per parallel process. The PD algorithm was applied separately to
each stripe in parallel, with a step to exchange information across stripe boundaries at the end of each iteration
so as to ensure convergence to the same global solution
as obtained by a serial implementation. The original PD
algorithm and the Wallis et al. parallel implementation
visit each grid cell on each iteration. Scans of the grid
cycle through all eight possible combinations of row and
column scan orders. PD also oﬀered an improved implementation that used a recursive dry upward tree search
each time a cell was set to the original elevation to enhance eﬃciency. However each iterative pass across the
DEM still examined each grid cell.
Subsequent to the Wallis et al. [6] work, the TauDEM
team [4] identified the visiting of each grid cell on each iteration as an ineﬃciency and developed a stack based approach whereby unresolved grid cells are placed on a stack
on the first scan, then removed from the first stack on each
subsequent scan and placed on a second stack. Stacks are
then switched. This limits the scanning to two directions
rather than eight, but was found to result in a speedup
of a factor of 2 for small datasets and 4.3 for a modestly
large 1.5 GB dataset in comparison to the eight combination full grid scanning. The benefits of the stack thus
seem to outweigh the ineﬃciency of fewer scan directions.
The TauDEM team did not evaluate the recursive dry upward approach of the improved PD algorithm. Recursive
methods use the system stack to expand system memory,
posing a challenge for memory management in large data
computations. They also pose a challenge for a domain
partitioned parallel approach as cross partition calls are
less predictable. They are also hard to implement on a
stack as they would require additional code to track the
stack position of each grid cell and to handle changing the
order in which grid cells on the stack are processed. The
two direction stack based modified PD algorithm was incorporated into the publicly released version of TauDEM
[4] that was the starting point for this work. The focus
of this paper is on virtual memory management for large
DEM data, and the modified PD algorithm as used by
TauDEM [4, 6] is used as an example to illustrate a gen-
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eral approach.
Beyond pit filling several parallel computing technologies have been employed in the implementation of the hydrologic algorithms to achieve higher performance by eﬀec-225
tively utilizing available processors in the system including MPI for distributed memory architectures [17, 5, 6],
OpenMP [18] or low-level standard threading library for
multi-threaded shared memory architectures, and NVIDIA
CUDA for general-purpose computing on graphics processing units (GPUs) [19, 20]. Xu et al. [18] present a gridassociated algorithm to improve the performance of a D8
algorithm [21] via OpenMP technology which is a threadlevel standard of parallel programming. CUDA algorithms
for drainage network determination are presented by Ortega et al. [20], achieving up to 8x speed-up improvement
with respect to corresponding CPU implementation. Do et
al. introduced a parallel algorithm to compute the global
flow accumulation in a DEM using MPI [17] where hierarchical catchment basins are computed by means of a
parallel spanning tree algorithm to model the flow of water. Each processor computes a local flow direction graph
using the D8 flow routing model.
There have been a number of general approaches to
better manage virtual memory. The Tempest [22] interface was proposed for customizing the memory policies
of a given application on parallel computers. Translation230
lookaside buﬀer (TLB) is a limited memory cache that is
utilized for eﬃcient memory address translation. However,
TLB misses are also common in memory-hungry applications such as databases and in-memory caches. To eliminate these, Basu et. al [23] proposed mapping part of a235
process’ linear virtual address space with a direct segment.
Huang et. al [24] introduced a power-aware virtual memory system to reduce the energy consumed by the memory
for data-centric applications.
Software programs may implement their own level of240
memory management to overcome the ineﬃciencies of systemlevel virtual memory. For example, ArcGIS reportedly
uses quad-tree tiling to organize on disk file storage in
a way that facilitated better virtual memory management
[25]. However full details of their implementation are not245
available.
3. Modified Planchon and Darboux Algorithm
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of the input DEM or into internally draining or no data
cells (because data may not fit neatly into the rectangular
DEM domain). We employ stacks to hold indexes of the
cells not yet solved. The indexes of the cells having excess
“water” in W are pushed onto the first stack, (S1 ), which
is used later in the filling phase. An upper bound on the
number of elements the stack needs to hold is the number
of internal (non-edge) grid cells in the DEM.
Algorithm 1 Initialisation Phase of Stack-based Planchon and Darboux Algorithm
Require: Input DEM Z
Ensure: Elevation data W , stack S1
1: procedure initializePlanchon(Z)
2:
for Cell number i Ð 1 to |Z| do
3:
if ci P Z is on the edge then
4:
W piq Ð Zpiq
5:
else
6:
W piq Ð `8
7:
S1 Ð push(S1 , i);
8:
end if
9:
end for
10:
return W , S1
11: end procedure
In the filling phase (Algorithm 2), the cell values of W
are decreased in an iterative manner until no cell value
is changed. The procedure pulls an unresolved grid cell
from stack, S1 . The operation of min N8 pW piqq denotes
finding the minimum value among 8 neighbours of the cell
W piq. In Line 6, the algorithm checks whether the value
of Zpiq is greater than or equal to the minimum elevation
of its 8 neighbours plus a small parameter ϵ to enforce
strictly positive slopes. This parameter may be 0, and
is defaulted to 0 where minimally altered hydrologically
conditioned surfaces are desired. If “true”, this implies
that the cell drains, so the value of Zpiq is assigned to the
cell W piq. Otherwise the value Nmin ` ϵ is assigned to the
cell, lowering its value to the elevation at which it drains
(line 10). Cells that are set to their original elevation value
(line 7) do not need to be revisited so are not placed on
the stack S2 . Cells lowered to a neighbor value (plus ϵ)
may need to be revisited in a later iteration so are pushed
to the stack S2 . The stacks decrease in size progressively
as cells are processed. After each iteration, in Line 16, the
indexes pointing to the stacks are swapped.
The original PD algorithm did not employ a stack as
described above. Rather at each iteration it scanned the
entire DEM examining for each cell whether W piq ą Zpiq,
and if true examined neighbor elevations and applied the
excess water removal logic.

We employed a modified version of the PD algorithm,250
as used in TauDEM [4], in this study. The PD algorithm
has two phases, initialization (Algorithm 1) and filling
(Algorithm 2). Initialization starts by allocating memory
space for elevation data, W . Then, if the cell is located
at the edge, the algorithm assigns the value of cell in Z 255
to each cell of W with the same cell location, otherwise
a maximum number is assigned. Here edge is defined to
4. Virtual tile approach to the parallel raster-based
include cells at the edge of the DEM or internal cells adjaalgorithm
cent to cells with no data values, or cells marked as interWe implemented a parallel modified PD algorithm for a
nally draining and not to be filled in a separate input file.
multi-threaded shared memory system with limited memThus, it is assumed that water may drain from the edges
3

Algorithm 2 Filling Phase of Planchon and Darboux Algorithm
Require: Input DEM Z, elevation data W , stacks S1 and
S2 , ϵ-descending path parameter, i denotes to the visited cell index, min N8 pW piqq denotes to minimum elevation of the neighbouring cells of cell i
Ensure: Elevation data W
1: procedure fillPlanchon(Z, W , S1 , S2 , ϵ)
2:
do
3:
for all cell number i in S1 do
4:
if W piq ą Zpiq then
5:
Nmin Ð min N8 pW piqq
6:
if Zpiq ě Nmin ` ϵ then
7:
W piq Ð Zpiq
8:
else
9:
if W piq ą Nmin ` ϵ then
10:
W piq Ð Nmin ` ϵ
11:
end if
12:
S2 Ð pushpS2 , iq
290
13:
end if
14:
end if
15:
end for
16:
call swapStacks(S1 , S2 )
17:
while any cell c P W is changed
295
18:
return W
19: end procedure
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ory to process large DEMs. The input DEM is divided
into a number of generally square q ˆ q tiles where q is tile300
size that can be considered a generalized domain decomposition approach when compared to the TauDEM stripe
approach. Tiles may be rectangular along the edges to accommodate domain sizes that are not multiples of q. Each
tile is processed individually by one thread. Tiles are dis-305
tributed among the threads with respect to number of cells
in the stacks using a load balancing mechanism. In order
to process big DEMs, which might be larger than available
physical memory, we adopt a tile-based user-level virtual
memory management system. The memory system swaps310
out tiles and their related data to hard-disk to free the
memory space automatically when the predefined memory limit is reached. Tiles are chosen for swapping out by
the memory manager according to a least recently used
315
rule.
In our algorithm, we use a single input/output (I/O)
thread and multiple compute threads. Compute threads
are responsible for the execution of the PD algorithm while
the I/O thread is used to avoid performance bottlenecks
due to overlapping disk I/O and compute operations. The320
I/O thread services all compute threads. The main thread
is regarded as a compute thread and is responsible for
spawning other compute threads and the I/O thread. Memory address space is shared among all threads, alleviating
the overhead associated with interprocess communication325
in shared memory systems.
4

Figure 1: Partition of the DEM into tiles with one-cell border. Grid
cells contain elevation values with nondraining cells (pits) in the tile
detail depicted in gray.
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We adopt data parallelism among compute threads where
each thread works on one tile at a time and executes the
same algorithm (Algorithm 3). Each tile is a rectangular
subset of the DEM that consists of primary data and a
one-cell border that overlaps into the primary data from
adjacent tiles as illustrated in Figure 1, that is used to facilitate transfer of information between tiles. The primary
data of all tiles completely covers the domain without overlap. A tile page, Tk , has the corresponding subset of elevation data, Wk , input DEM data, Zk and two stacks. Tile
pages are indexed by tile page number k that define the
page uniquely in the address space. The initializePlanchon
and fillPlanchon functions change values only within the
primary data, but refer to values from adjacent grid cells
using the edge data held locally as part of each tile page.
After the initialization pass (Lines 3-5) and each filling
pass (Lines 9-13) the resulting elevation values are hydrologically conditioned within the local context of each tile,
but may need to be modified as each tile is juxtaposed
with its surrounding tiles. Hence, local elevation data on
the edges must be updated from surrounding tiles. Neighboring threads exchange the border of the tiles. Thus,
we implement a barrier to synchronize all threads at this
point to make sure all the threads are at the same position.
Barriers are shown in Algorithm 3. Although barriers are
desired to be avoided to fully exploit the parallelism in algorithm design, in order to circumvent race conditions it
is required. Then the exchangeBorders function is called
for each tile by each owner thread. This accesses the data
from each bordering tile and updates its edge data with
the corresponding primary data from the adjacent tile.
Remaining cells to be processed at the next iteration
can be determined by the number of cells in the stack.
This determines the require processing time for each tile.
After locally filling the pits of the tiles, imbalance might
occur in which some threads finish the local filling before
other threads. To avoid this ineﬃciency, we implement
load balancing functionality that distributes the tiles to
the threads evenly based on the number of cells in the
stacks. Before distributing the tiles, all threads must wait

Algorithm 3 Multithreaded PD algorithm
Require: Input DEM Z, tile size T S, memory limit M L,
number of compute threads N C, each with start index, SIi and end index, EIi , referencing the tiles it
processes.
Ensure: Output DEM W (final elevation data)
1: procedure parallelplanchon(Z, T S, M L, N C)
2:
for all Compute Threads i in parallel do
3:
for k Ð SIi , EIi do
4:
call initializePlanchon(Tk )
5:
end for
6:
call exchangeBorders() with barrier()
7:
call performLoadBalancing() with barrier()
8:
do
9:
for k Ð SIi , EIi do
10:
if Tk is not finished then
11:
call fillPlanchon(Tk )
12:
end if
13:
end for
14:
call exchangeBorders() with barrier()
15:
call performLoadBalancing() with barrier()
16:
while any cell elevation in W is changed
17:
end for
360
18:
call barrier()
19:
call writeOutputDEM()
20: end procedure

330

335

340

345

350

355

for the main thread that executes the loadBalancing func-365
tion. loadBalancing examines the size of the unresolved
stack in each tile and adjusts the tiles assigned to each
thread by setting SIi and EIi prior to the next iteration.
More discussion about the load balancing can be found in
Load balancing section.
A virtual memory management strategy (Figure 2) was
developed to support implementation of this algorithm in
systems where the physical memory is limited. A memory
manager is responsible for performing swapping operations
as memory reaches its maximum capacity. In system-level
virtual memory, each program on the operating system has
its own address space that is consisting of memory chunks
(pages) [26]. In our approach, each thread is provided a
set of tiles on the DEM file and its associated data whose
memory is managed by the virtual memory through a welldefined software interface.
All memory management functionality is performed by
the I/O thread, using the GDAL library [11]) so that processing in the compute threads may proceed in parallel
with I/O swapping of tiles to disk. One of the reasons for
a single I/O thread is that GDAL did not support parallel
I/O. However even with a parallel I/O library on the PC
370
platforms we are targeting, the parallel I/O capability is
limited and a single I/O thread avoids cross thread I/O
bottlenecks.
The main thread initializes the memory manager and
creates the tile page table. Tile page table is in shared
375
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Figure 2: Shared virtual memory management strategy
(1) Initialize memory
manager
(2) Create I/O Thread
and Compute Threads

Thread 0

(3) Apply Algorithm 1

(4) Wait until all Compute
Threads are done
(5) Finalize memory
manager

Compute Thread 0

Main Thread

Thread 1

Main Thread

Compute Thread 1

Thread n-1

Compute Thread n-1

(1) Request tile

(2) Return tile

Thread n

I/O Thread

memory accessible to the compute threads and I/O thread.
The tile page table contains tile data structures mainly including tile state, memory addresses of original and conditioned DEM data and stack data. We implemented a
tailored stack data structure where the data are kept in
memory in a contiguous fashion in order to serialize the
writing and reading of stack memory content eﬃciently.
The stack data structure contains a dynamically increasing heap array (using the realloc utility), and size and
capacity variables.
Figure 3: Tile distribution and sharing among the compute threads
in pit-remove algorithm. Tiles are numbered with the owner compute
thread number
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Tile-based Virtual Memory

Figure 3 illustrates how tiles are assigned to compute
threads. Note that the exchangeBorders function results
in tiles assigned to one thread being accessed by adjacent
threads. This is a non-locking read access so that contention that may occur when a thread attempts to lock
a memory block that is owned by another thread [27]
can be avoided. Data sharing in shared memory systems
is one source of performance degradation and should be
avoided where possible, thus the exchangeBorders function is called only at infrequent intervals.
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Each tile page has state, µk where µk “ tnotloaded,
present, swappedout, finished u: notloaded, indicating that
the page has not yet been requested by any compute thread;
present, the page is resident in the memory; swappedout,435
the page is swapped out to the disk; or finished, all elevation points in the tile have been hydrologically conditioned
and no more pit-filling is required. The condition finished
is set on a tile when its stack size becomes 0. The algorithm iterates until all the tiles have achieved the state440
of finished, or until all stacks on all processes remain unchanged. The page table is illustrated in Figure 4(a) with
tile states illustrated in Figure 4(b).
A distinguishing property in our model, as compared
to most GIS software, e.g., ArgGIS, is that a tile page does
not consist only of raster data, but also contains algorithm-445
specific data such as the input, output and associated data
that comprise the memory space of the program.
A message queue is used for interprocess communication between compute threads and the I/O thread. The
I/O thread constantly retrieves the messages in the message loop in a First In, First Out (FIFO) manner. The450
message passing between the compute threads and I/O
thread is performed using PostThreadMessage and PeekMessage of Win32 functions. If a compute thread requests a
tile retrieval, it sends a message to the I/O thread and
waits until the page is returned. If the page is present455
in memory, the operation is completed without waiting.
Each tile has a time stamp variable to keep track of the
last request time. The time stamp is updated by the I/O
thread when requested by any compute thread. Using this
time stamp, the memory manager swaps out the oldest460
tiles according to the Least Recently Used (LRU) replacement algorithm.
The granularity of the virtual memory manager is an
important parameter that aﬀects the system’s performance.
A small page/tile size can result in larger page tables,465
which might cause the system to spend its CPU time
mostly in I/O operations. On the other hand, too large a
tile size can hinder the benefit of using memory management and memory usage can exceed the memory limit by
470
a factor of tile page size.
Thrashing is a well-known phenomenon encountered
when a process idles excessively waiting for the referenced
page to be loaded by the operating system. In this algorithm, the eﬀect of thrashing is alleviated by pre-fetching
tiles using a pre-specified pattern based on knowledge of
475
the sequence in which the algorithm accesses tiles. The
prefetching technique has been applied for sequential programs in which predicting patterns of program execution
and data access in the near future improves the system efficiency [28]. In the implemented virtual memory system,
480
when a tile is requested, the memory manager caches the
next α tiles (from the f list array) in this pattern asynchronously. The goal of this prefetching technique is to increase the hit rate of tiles found in present memory when
requested. We define the hit rate as the number of tile
references whose memory present in RAM divided by the
6

total number of tile references.
4.1. API to access to the virtual memory manager
The user-level virtual memory is designed to be used as
a general-purpose virtual memory for raster-based computations to execute on a single machine with limited memory through a well-defined interface. The raster-based algorithm accesses the VM through a well-defined interface
so as to enable the potential for application with other
raster-based algorithms. The API is explained below.
• initializeM emoryM anagerpSq: The function accepts
array S that contains the setting values of the virtual memory manager including maximum allowable
memory, and the DEM file accessed to determine
extent and tile sizes. Using the parameter S, the
virtual memory is initialized and memory allocated
for resources such as the messaging system and the
data structures used by the main thread.
• getT ileptid, f listrsq: A compute thread requests the
tile with uniquely-defined tile id tid from VM. A tile
can be owned by only one compute thread for writing at a time to avoid race condition error. During
the tile-retrieval process with the getTile function,
the tile’s reference count is incremented by 1. The
virtual memory manager prevents access to a shared
resource from other threads using the EnterCriticalSection and LeaveCriticalSection Win32 functions.
As an advantage with respect to most operating system level virtual memory systems, the tiles to be
prefetched are determined by the algorithm from the
f list array containing tile ids. Prefetching occurs
in parallel. The next tile on the list is prefetched
by the virtual memory manager. After loading each
tile, the virtual memory manager checks the memory limit and if this has been exceeded swaps out the
least-recently accessed tile not in use. This strategy
is a heuristic attempt to ensure that the next tiles
needed by the compute threads will be in memory
when they are requested.
• unlockT ileptidq: After the compute thread is finished with the tile, the tile is explicitly released by
the owner thread. The virtual memory manager
decrements the tile’s reference count where the tile
is requested with getT ile function. When the tile’s
reference count reaches 0, the tile is returned to the
memory pool. Then, virtual memory manager decides to keep the tile in memory or swaps out to the
disk based on the page replacement algorithm to free
memory space.
• saveT ileptidq: If the tile is finished completely by
the compute thread, the result is saved to the disk
via saveT ile function and then the tile is marked as
finished state which is the final state of a tile.

Input DEM
(notloaded)

Tile Page Table

Output DEM
(finished)

Tile 0
Tile 1
Tile 2
Tile 3
Tile 4
Tile 5
Swap Files
(swappedout )

Syst em RAM
(present )

swappedout

Tile n-1

notloaded

present

(a)

finished

(b)

Figure 4: (a)Tile page table maps each page to a region in a DEM dataset, data block in a physical memory or data stored in a swap file on
the hard disk (b) Tile state diagram
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greater than or equal to |S| as the tile granularity aﬀects
the distribution of the load.

• perf ormLoadBalancingptilesrs, ctidq: Given a set
of tile ids tilesrs and compute thread id ctid, performLoadBalancing returns the working set of tiles
for the compute thread ctid. The virtual memory
manager distributes the tiles evenly among the compute threads. Load balancing is a program option
that can be disabled if desired.

Figure 5: Illustration
ř of load balancing among the compute threads;
In this example, |S| “ 1000, |S| “ 250 for 4 compute threads and
10 tiles

• f inalizeM emoryM anagerpq: The memory resources
used by the virtual memory manager are freed.
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4.2. Load balancing
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515

The variable nature of the topography that the algorithm operates on gives rise to variability in the number
of cells on the unresolved stack for each tile at each iteration. Load balancing has been applied for concurrent
MPI execution streams that exhibit irregular structure and
dynamic load patterns [29] and to ensure that the load
on each core is proportional to its computing power in
multi-core architectures [30]. We developed a load balancing mechanism that is specifically tailored for the parallel
modified PD algorithm. The modified PD algorithm ap-520
plied to a tile iteratively processes unresolved cells whose
indices are stored on a stack. The size of the stack on a
tile indicates the work load per tile. The load balancing
rule distributes the tiles based on tile stack size (|S|). Figure 5 illustrates the load balancing mechanism. Let T be525
the set of all tiles and CT be the set of compute threads.
ř
ř|T |
Then
|S| “
i“1 |S|i is the sum of stack sizes, and
ř
|S| “ |S|{|CT | is used as the target number of elements
in the stacks per compute thread. The load balancing algorithm assigns consecutive tiles to each compute thread530
to take advantage of CPU caches through the principle of
memory locality. The number of assigned cells might be
7

T1
T2

Working
tile set

T4

Working
tile set

T5

T3

T6

Working
tile set

T10

Working
tile set

T7
T8
T9

5. Experimental Results
Numerical experiments were performed to evaluate the
virtual memory manager using five DEM datasets obtained
from the National Elevation Dataset web site (http://
ned.usgs.gov) (Table 1). These ranged from a relatively
small test dataset to a dataset that exceeded the physical
memory capacity of the test computer. Tile sizes, number
of compute threads and memory capacity were all varied in
the runs. The experiments were conducted on a machine
equipped with an Intel Core I7 processor with 3.40 GHz
and configured with either 4 GB or 16 GB of RAM. We
used the 64-bit version of Microsoft Windows 7. Although
not popular in HPC systems, Windows is widely used for
desktop Geographic Information System terrain analysis
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Figure 6: Time results in seconds for DEM3 as a function of tile size where y-axis is in logarithmic scale. (a) Total execution time (b) Waiting
time (c) Algorithm time. (for varying number of compute threads up to 4 and prefetch count α “ 1)
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and enabling the processing of large DEMs on these systems was a goal of this work.
575
Tile size is one of the most important parameters impacting the performance of the parallel PD algorithm. To
examine the impact of tile size, the parallel PD algorithm
was executed with shared virtual memory management enabled and a varying number of compute threads up to 4580
using DEM3 with a range of tile sizes from 1000 to 15000
on a machine with 16 GB RAM. The maximum memory
capacity for this experiment was set to half memory size
of DEM3 dataset for these runs. Maximum memory is the
size of the allocated memory for the entire page structure.585
In this experiment it was purposely set less than the total
memory required by the algorithm, around 4 times the file
size, or 16 GB to induce swapping and exercise the user
level virtual memory management.
The total execution time is a combination of Algorithm590
time and I/O Waiting time (i.e., the elapsed time between
the time a tile is requested and the completion of that request by the I/O thread). In Figure 6(a), the total execution time is seen to decrease sharply when more than 2
compute threads are utilized for a tile size of 1000. Parallelization is seen here to be eﬀective in overlapping I/O
operations with computation by the I/O thread. We observe that total execution time continues to decrease as
the tile size increases up to 9000, in which case the minimum time is achieved with 468 seconds when 2 compute
threads are used. After a tile size of 9000, the total execution time begins to increase due to a thrashing eﬀect because the memory manager performs an excessive number
of disk swapping operations. The waiting time accounts
for the majority of this total execution time, indicating
an increased I/O overhead cost associated with small tile
sizes and correspondingly more distinct disk accesses (Fig-595
ure 6(b)). The algorithm time is also dependent on tile
size, reflecting the additional computation involved with
edge exchanges for smaller tile sizes, although this eﬀect
is significantly smaller than the I/O eﬀect quantified by
the wait time (Figure 6(c)). These experiments show that600
the tile size can have a dramatic eﬀect on performance of
the program but this eﬀect diminishes as the tile size in8

creases, and then becomes more prominent due to better
data locality. This experiment suggests limiting tile sizes
to approximately 9000 for this system for the best performance using 3 compute threads. Multithreading also helps
decrease the algorithm time. However, we observe that as
the memory limit decreases, the performance benefit of
multithreading diminishes because the algorithm becomes
more I/O intensive. Because I/O overhead increases as
tile sizes decrease, experiments for tile sizes less than 1000
were not performed. Conversely, note that when the tile
size is 15000, the algorithm execution times with 3 and
4 compute threads approach the algorithm time with 2
compute threads because of the unfair load distribution
among the threads. We also performed the experiment for
tile size 24000 to investigate the eﬀect of the biggest tile
size on the virtual memory manager but the experiments
failed due to insuﬃcient memory.
Table 1: Properties of DEM datasets used in the experiments
Label
Location
Domain
File Size
Size
DEM1
DEM2

GSL Basin (100 m cells)
GSL Basin (27.3 m cells)

4045x7402
117 MB
14849x27174 1.61 GB

DEM3

Boise River Basin (10 m
cells)

24856x41000 3.98 GB

DEM4
DEM5

Wasatch Front (10 m cells)
Chesapeake Bay (10 m
cells)

34649x44611 6.05 GB
45056x49152 8.65 GB

Memory use during the run of the parallel PD algorithm to evaluate the eﬀect of tile size with the DEM3
dataset was profiled to find the average and maximum
memory used (Table 2) where the memory limit was set to
2000 MB. In practice, because memory is allocated in tile
size increments for each thread, the maximum memory usage is larger than the target memory capacity parameter.
The amount of this excess varies with tile size. When we
set the tile size to 24000, the algorithm is failed to allocate memory space because the test machine doesn’t have
suﬃcient memory space and, therefore, we completely lost
the benefit of the virtual memory system. The experi-

Table 2: Memory profile result of DEM3 in which expected maximum
memory limit is 2000 MB
Tile Size
Avg. Memory
Max. Achieved
(q)
Usage
Memory Usage
1000
3000

1828 MB
1851 MB

2046 MB
2396 MB

5000
7000

1780 MB
2089 MB

3477 MB
4955 MB

9000

2249 MB

6392 MB

11000
13000

2438 MB
3308 MB

9253 MB
12242 MB

15000

3456 MB

13683 MB

24000

ˆ

ˆ

625

630

four cores, but the experiments were expanded to 8 compute threads to observe the eﬀect of the hyper-threading
feature of the processor, which improves processor performance by enabling the execution of pipeline-scaled interleaving of multiple threads on a single core, resulting in a
modest performance benefit.
Figure 8: Hit rate results in percentage for virtual memory manager without prefetching (blue bars) and with prefetching (red bars)
with respect to memory capacity and number of compute thread for
DEM1
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Figure 7: Speedup Ratio of the parallel PD algorithm for DEM1,
DEM2, DEM3 and DEM4
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ments show that the amount by which actual memory use
exceeds target memory capacity increases with tile size.
Maximum memory use exceeding the target parameter is
a disadvantage of this virtual memory management approach as it limits the control on memory use by the program, resulting in potential for operating system virtual635
memory to kick in or for the program to crash due to insuﬃcient memory.
In a second experiment we evaluated the parallel performance of the algorithm on DEM datasets that fit within
RAM and where swapping was not needed. With the hard-640
ware reconfigured to 16 GB RAM we tested the speed on
the first four DEM datasets. Although we achieved best
time result with tile size 9000, tile size was set to 1000.
Speed up ratios for this test (Figure 7) show a beneficial
speed-up relative to the sequential modified PD algorithm645
with one I/O thread. A speed-up ratio of around 3 was
obtained with 8 compute threads. Speed-up ratios are generally slightly more for the larger datasets, though this pattern is not consistent across the full range of the number
of threads tested, the variability presumably being due to650
diﬀerences in the data. The machine used in the study has
9

Prefetching Enabled

Next, the prefetching capability of the shared virtual
memory manager module, described at the end of Section
3, was evaluated (Figure 8). The experiments were conducted with respect to the fraction of tiles that can be
present in the available system memory. For example, 1/4
memory means there can be at most 1/4 of total number
of tiles present in memory at the same time. The experiments show that as the size of the memory limit allowed to
be used by the application decreases, the hit rate (i.e., the
fraction of tiles already in memory when requested) also
decreases due to an increasing number of swapping out operations. This may lead to higher loads on the I/O thread
and disk. By contrast, because the implemented system
uses one I/O thread, prefetching more than one tile ahead
may also result in other threads experiencing higher I/O
times. This I/O bottleneck is exacerbated in the presence
of multiple compute threads and low memory limits.
Table 3 shows average (HRD) and standard deviation
(σHRD ) values of the diﬀerence of hit rates (HRD) between the VM with prefetching (P ) and without prefetching (W P ) in percentage with respect to memory capacity
(M ) and a number of compute threads (CT ). The values
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Figure 9: Compute thread loads with respect to a number of processed points (a) Without load balancing (b) With load balancing

Table 4: DEM datasets for which Pitremove was successfully run using TauDEM 5.1, the parallel PD algorithm with Operating System’s
built-in virtual memory system (WVM) and tiled virtual memory
(TVM) approach
DEM2
DEM3
DEM4
DEM5
DEM1
(2.3
(4 GB)
(6 GB)
(8.7
(0.1
GB)
GB)
GB)

Table 3: Average (HRD) and standard deviation (σHRD ) of the
diﬀerence of hit ratio between the VM with prefetching and without prefetching in percentage with respect to a number of compute
threads for varying memory limits
Statistics
Full
1/2
1/4
1/8
Mem.
Mem.
Mem.
Mem.
Average

0.784

5.834

22.664

31.279

Std. Dev.

0.015

0.450

9.355

11.301

are computed as follows:
HRDpCT, M q “ pHRCT,M,P ´ HRCT,M,W P q
CT
ÿ

HRDpM q “

HRDi,M

i“1

CT

g
f CT
fÿ
f pHRDpi, M q ´ HRDpM qq2
f
e
σHRD pM q “ i“1
CT ´ 1

655

660

665

(1)

(2)670

675

(3)

As the virtual memory limit decreases, the average of
diﬀerence of hit rate values increase that shows the benefit
of using prefetching for low memory limit. However, the680
variation of hit ratios also increase. This is because increasing compute threads aﬀects the hit ratio more under
lower memory limits when compared to higher memory
limits.
We evaluated the load balancing mechanism in which685
the tiles are distributed among the compute threads. Without a load balancing mechanism the number of points (grid
cells) evaluated by each compute thread is quite unevenly
distributed (Figure 9 a), resulting in the threads with fewer
points to evaluate waiting for the threads with more points690
to evaluate before each synchronization that occurs with
10
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each call of the exchangeBorders function. When load balancing is not enabled, the compute thread 6 (CT6) processes nearly 6 ˆ 105 more cells than the compute thread 7
(CT7). However, the load balancing approach resulted in
a much more even distribution of the number of points processed by each thread (Figure 9 b) where the diﬀerence of
processed cells between the compute threads dropped significantly. Fair data distribution can be enhanced by the
use of smaller tile size that aﬀects the granularity of the
virtual memory.
The objectives of the study were to develop a capability
to run the PD algorithm for large datasets without relying
on the operating system’s built-in virtual memory system.
We performed an experiment using three approaches for
the five DEMs listed in Table 1. We used a machine configured with 4 GB RAM. The last two DEM datasets require
memory significantly more than this. DEM4 is 6.05 GB
and requires nearly 21 GB of memory for the algorithm,
while DEM5 is 8.65 GB and requires 34 GB of memory
for the algorithm. We set the target memory capacity for
our tiled virtual memory (TVM) approach to 2 GB and
used a tile size of 1000 because of its better memory usage
eﬃciency (see Table 2). We also performed a run with the
tiled virtual memory disabled so that the Windows 7 op-

695

700

705

erating system’s built-in virtual memory manager (WVM)
was invoked. The default Windows 7 paging file size was
used. The third comparison ran the same problem using
TauDEM 5.1 [4] which uses an MPI message-passing approach to implement the PD parallel algorithm. It has750
no virtual memory management so also relies on the Windows 7 virtual memory manager for swapping where the
total memory demanded by all processes is greater than
the physical memory capacity. As illustrated in Table 4,
we were able to successfully run the PD algorithm with755
the developed system for all the datasets, the largest of
which demanded memory more than five times the physical
memory available. By contrast, the TauDEM 5.1 package
failed to process DEM3, DEM4 and DEM5, and the PD
algorithm with WVM failed to process DEM4 and DEM5.
6. Conclusion and Discussion
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715

720

725

730

735

740

745

760

We conclude from the experimental results that the implemented parallel application is beneficial to geoscientists
and researchers for computing raster-based computations
in very large DEM datasets on a single machine with limited memory. We believe that the implemented system
also can be used for other flow algebra algorithms used
in TauDEM [7] with slight modification. For other algorithms the pre-fetching approach will need to be modified
according to the algorithm-specific data access patterns.
Furthermore, it may be beneficial to explore adaptive page
replacement algorithms that change the replacement algorithm at run time based on the tile-access pattern of the
system.
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The increased availability of high resolution DEMs is
driving the need for software to process and analyze these
on all systems including desktop PC systems with limited memory. In this paper we introduced a virtual tile
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